กก
กก
กก
RDA microelectronics, Inc. is an integrated circuit and subsystem design company. Our innovative RF/mixed-signal and System expertise allow us to provide the most advanced ICs and subsystem solutions for huge wireless market in China. We are headquartered in Shanghai and have R&D centers in both Shanghai and Beijing.

We are hiring high talented engineers in following area:

กก
Firmware Engineer
Responsibilities:
The candidate will develop embedded firmware for our system-on-chip
reference design. Candidate should have thorough understanding of
hardware/firmware/software tradeoffs. Strong development, test and debug skills are required. Position is considered "entry level" and open to motivate college graduates. Candidate will contribute in all areas of both architectural design and development of the firmware code.
Requires ability to document and describe firmware (good written and
verbal communication skills) as customer interfacing will occur.
Requirements/ Education:
Requires "C/C++" and assembly programming
Excellent communication skills both verbal and written for both internal and customer interfacing.
Ability to work in a small team environment
Knowledge of ARM microprocessor a plus.
Knowledge of PC/Unix device drivers, BIOS or applications programming a plus.
BS/ MS Computer Science/ Electronics or equivalent

Senior Embedded Software/Firmware Engineer

Key Responsibilities:
ARM processor expertise
Extremely strong in embedded software
Experience with digital communication systems (e.g. DVB, 802.16,
Satellite digital audio/video broadcasting).
Wireless Application engineer position
Key Responsibilities:
Provide technical support for RDA products family such as Transceiver, RFPower Amplifier and others.
Build good relationship with customers.
Prepare technical documents to support the customers.
Provide technical training to customer based on RDA's product.
Requirements:
Bachelor degree in Microwave, Microelectronics ,Electrical preferred.
Good communication skills with customs.
Good English speaking, reading, and writing ability.
RF/Analog design engineer position
Key Responsibilities:
Design LNA, Mixer, VCO, ADC, DAC, PLL and power amplifier.
Supervise layout engineers on layout of analog circuits.
Post layout simulation.
Requirements:
Thorough knowledge in analog and RF circuits theory
Working experience on analog based products
MSEE or MS degrees in related field.
Analog design engineer position
Key Responsibilities:
Design analog blocks ADC, DAC, filter and PLL etc.
Supervise layout engineers on layout of analog circuits.
Post layout simulation.
Requirements:
Knowledge or experience in ADC, DAC filter or PLL.
Working experience on analog based products
MSEE or BS degrees in related field.
Mask design engineer position
Key Responsibilities:
Layout analog and RF blocks.
LVS/DRC check on analog block layout.
Requirements:
Experience in Cadence Virtuso layout editor
Familiar to Calibre LVS/DRC flow.
Working experience on analog/RF layout a plus.
Cad Engineer position
Key Responsibilities:
Setup Calibre LVS/DRC flow.
Place and route on digital blocks.
Provide guidance and support for mask design engineers
Requirements:
Familiar with Calibre LVS/DRC command.
Familiar with Cadence design tools, both front end and backend
Operation and product engineer
Key Responsibilities:
Setup relationship with foundries like TSMC, SMIC, ASMC etc
Responsible for Silicon Tape out process to our selected foundries.
Setup account for package design house and supervise Package design process for Radio Frequency IC
Wafer inventory management and production test
Requirements:
Minimum two year experience in the IC design house or foundries.
BS degree required.
logic design engineer
Job requirements :
Responsibility:
Participate in the logic design of high-speed mixed signal ASIC's for communication,
computing and consumer products. Candidate will be responsible for micro architecture
definition, design entry and verifition, synthesis and P&R (place and route) oversee.

Experience:
Master in E.E. with 2 to 3 years or Ph.D in E.E. with 1 to 2 years of digital design experience.
Hands on in Verilog RTL coding, shell script(csh, tcl or perl), logic synthesis using
Synopsys' Design Compiler, Timing check with PrimeTime, Test bench development and Verifications.
Design-for-test scan insertion. Test Vector generation.
Familar with varous protocols like MCU, DSP, communication system and protocal stack, etc. is a big plus.
system engineer
Job requirements :
Responsibility:
Participate in digital signal processing (DSP) algorithm and architecture design/development for wireless communication systems,
and working with digital design and software teams for implementation.
Extensive theoretical and practical experience in digital communications and signal processing is required.

Experience:
The candidate must be proficient in C/C++ and MATLAB programming.
Hands-on DSP development experience for WLAN, Bluetooth, ZigBee and/or digital broadcasting PHY/baseband systems is highly desired.
Experience in ASIC design and/or RF is preferred.
Ph.D. degree in EE (or a related discipline) or MS with 3 years of relevant experience is required.
senior digital design enginee
Job Requirements :
Participate in chip architecture design and CPU sub-systems development and integration of multi-purpose functions
ranging from hardware accelerators, CPU sub-systems to analog codecs and radios.
The candidate will be involved in working with system architects to come up with a
suitable micro-architecture for blocks on the chip, RTL coding of the design, initial verification,
driving the verification methodology with the verification team and
working with the physical designer to specify constraints and implement the chip.
The candidate will get an overall understanding of these highly integrated wireless systems and
will be involved with debugging the silicon or emulation platforms in the lab.
Candidate will also work closely with firmware folks in system tuning and optimization of the firmware on the product.
The candidate must be self-starter, team-oriented, schedule driven and capable of multi-tasking across a wide variety of functions.
Candidate must demonstrate situational leadership in pulling together cross-functional focused tasks or projects.

Experience:
5 years experience in design and debug of complex SOC subsystems, and wireless protocols.
Good knowledge of verilog is a must. Signal processing background, exposure to low power design
concepts and backend flow are pluses.

IC backend design engineer

Experience & Knowledge and Responsibilities:
Major in Micro-electronie , have background in backend design
Familar with Cadence , Calibre etc. Well understanding on command file or scripts.
Hands-on VLSI backend design experience, knowledgeable in power, and timing analysis.
Experience in using major place and route tool set and backend tool set.
Good communication and interpersonal skill.

The above openings are available in both Beijing and Shanghai. If you are interested and motivated, please send your resume to hr@rdamicro.com